

A Tutorial on FPGAs

M. Sc. Simon Reder, M. Sc. Augusto Hoppe

Institutsleitung

Prof. Dr.-Ing. Dr. h. c. J. Becker


Prof. Dr.-Ing. Eric Sax

Prof. Dr. rer. nat. W. Stork

Institut für Technik der Informationsverarbeitung (ITIV)



Topology of FPGAs




- **Configurable Logic Block (CLB):**
Contain Programmable Logic Cells of FPGA
- **Input/Output (I/O) Blocks:**
Connect FPGA to its Periphery

■ General FPGA (2D FPGA Structure)

U. Farooq et al., *Tree-Based Heterogeneous FPGA Architectures*, Chapter 2 FPGA Architectures: An Overview, Springer 2012

Routing Network of FPGAs




- **Switch Box (SB):**
general FPGA-wide horizontal and vertical Routing
- **Connection Box (CB):**
Connect CLBs to Routing Network

■ Traditional island-style FPGA (Xilinx uses this structure)


U. Farooq et al., *Tree-Based Heterogeneous FPGA Architectures*, Chapter 2 FPGA Architectures: An Overview, Springer 2012

Structure of FPGAs



Example: Xilinx Virtex5 110T


Structure of FPGAs - CLBs



- One CLB consists of two Slices
- Programmable Switch Matrix
- Fast local routing inside a CLB
- Global routing between CLBs

Example: Xilinx Virtex5 110T


Structure of FPGAs



Dipl.-Inform. Tanja Harbaum, KSETA Workshop 2013

How to map a full adder into a Slice

■ Step 1: Create a truth table



X	Y	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

How to map a full adder into a Slice

■ Step 2: Produce Disjunctive Normal Form (DNF)

X	Y	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$s = (\bar{x} \wedge \bar{y} \wedge Cin) \vee (\bar{x} \wedge y \wedge \overline{Cin}) \vee (x \wedge \bar{y} \wedge \overline{Cin}) \vee (x \wedge y \wedge Cin)$$


$$Cout = (\bar{x} \wedge y \wedge Cin) \vee (x \wedge y) \vee (x \wedge Cin)$$

How to map a full adder into a Slice

■ Step 2: Realization with two Lookup Tables


$$Cout = (\bar{x} \wedge y \wedge Cin) \vee (x \wedge y) \vee (x \wedge Cin)$$

$$s = (\bar{x} \wedge \bar{y} \wedge Cin) \vee (\bar{x} \wedge y \wedge \overline{Cin}) \vee (x \wedge \bar{y} \wedge \overline{Cin}) \vee (x \wedge y \wedge Cin)$$



How to map a full adder into a Slice


■ Step 2: Realization with two Lookup Tables



Generated by Xilinx ISE 14.2

Dipl.-Inform. Tanja Harbaum, KSETA Workshop 2013

Full adder in a Virtex5 ScliceL



Dipl.-Inform. Tanja Harbaum, KSETA Workshop 2013